



(1/11)




FIG.1

(2/11)





FIG.2

(3/11)






FIG.4

(5/11)




FIG. 5

DIMMER ADJUSTMENT DATA  
DM[9:0]






FIG. 6

(7/11)


(A) REFERENCE CLOCK SIGNAL




(B) INTERNAL CLOCK SIGNAL A




(C) RS-FF SETTING INPUT




(D) RS-FF RESETTING INPUT



(E) FPDIS SIGNAL



(F) GRID DRIVING SIGNAL



(G) SEGMENT DRIVING SIGNAL




FIG.7

(8/11)




FIG.8

W3	W2	W1	W0	VALUE SET FOR W <sub>n</sub>	FPC PULSE WIDTH
0	0	0	0	—	—
0	0	0	1	3	3/fosc
0	0	1	0	4	4/fosc
~					~
0	1	1	0	8	8/fosc
~					~
1	1	1	0	16	16/fosc
1	1	1	1	17	17/fosc

FIG.9

C6	C5	C4	C3	C2	C1	C0	VALUE SET FOR C <sub>n</sub>	FPC PULSE CYCLE
0	0	0	0	0	0	0	—	—
0	0	0	0	0	0	1	—	—
0	0	0	0	0	1	0	4	4/fosc
0	0	0	0	0	1	1	5	5/fosc
~							~	
1	0	0	0	1	1	0	72	72/fosc
~							~	
1	1	1	1	1	1	0	128	128/fosc
1	1	1	1	1	1	1	129	129/fosc

FIG.10





FIG.11

(10/11)

DIMMER ADJUSTMENT DATA										DIMMER VALUE (TW/T)
DM9	DM8	DM7	DM6	DM5	DM4	DM3	DM2	DM1	DM0	
0	0	0	0	0	0	0	0	0	0	0/1024
0	0	0	0	0	0	0	0	0	1	1/1024
0	0	0	0	0	0	0	0	1	0	2/1024
1	1	1	1	1	1	1	1	0	0	1020/1024
1	1	1	1	1	1	1	1	0	1	1021/1024
1	1	1	1	1	1	1	1	1	0	1022/1024
1	1	1	1	1	1	1	1	1	1	IMPOSSIBLE TO SET

(a)



(b)

FIG.12




FIG.13

(11/11)




FIG.14